# Lab-Report ECAD 

4-bit multiplier<br>using Mentor Graphics

\(\left.$$
\begin{array}{ll}\text { Name: } & \begin{array}{l}\text { Dirk Becker } \\
\text { Course: }\end{array}
$$ <br>

\hline BEng 2\end{array}\right]\)| Group: | A |
| :--- | :--- |
| Student | No.: |
| Date: | 0801351 |

UNIVERSITY of EAST LONDON

## 1. Contents

1. CONTENTS ..... 2
2. INTRODUCTION ..... 3
3. HALF-ADDER DESIGN ..... 3
4. FULL-ADDER DESIGN ..... 4
5. 4-BIT MULTIPLIER DESIGN ..... 5

## 2. Introduction

Objectives of the lab was to design a 4-Bit Multiplier using previous created half- and fulladders. A 4-Bit multiplier can be realised by using at least 8 full- and 4 half-adders.
The half-adders can be replaced by full-adders, if one input of the full-adder is grounded.

## 3. Half-adder design

A Half adder can add 2 different binary digits. So the output can only change between $0,(01)_{2}$ or (10) ${ }_{2}$.
A truth table and the realisation of a half-adder by means of digital circuits is shown at the following figures.

| ina | inb | sum | carry |
| :--- | :--- | :--- | :--- |
| 0 | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| 0 | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| 1 | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |

figure 2 - truth table

figure 1 - half-adder schematics

The half-adder is realised by means of an And and an Exor latch. The And detects the carry and the Exor the sum of the Inputs ina and inb.
That is realised via the following Boolean-equation:

$$
\begin{aligned}
& \text { sum }=\mathrm{ina} \cdot \mathrm{inb} \\
& \text { carry }=\overline{\mathrm{ina}} \cdot \mathrm{inb}+\mathrm{ina} \cdot \overline{\mathrm{inb}} \\
& \text { carry }=\mathrm{ina} \oplus \mathrm{inb}
\end{aligned}
$$

The different circuits were designed using Graphics and then converted into a Symbol for easier use in the higher level circuits (half-adder $\rightarrow$ full-adder $\rightarrow$ multiplier).

## 4. Full-adder design

Major disadvantage of the half-adder is the capability only to add 2 different digits, whereby mostly the addition of three different digits is necessary. The further development of the halfadder leads to the design of the full adder which is able to add three different binary digits. Mostly a full adder has to add two binary digits and a carry from a previous (full-)adder. Following figures show the truth-table and the schematics of a full-adder.


## figure 3 - full-adder schematics

| carry | inb | ina | S1 | S0 |
| :--- | :--- | :--- | :--- | :--- |
| 0 | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| 0 | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| 0 | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| 0 | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| 1 | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| 1 | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| 1 | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |

figure 4 - full-adder truth-table

Boolean-equation for the full-adder:
$\mathrm{S} 0=\mathrm{ina} \oplus \mathrm{inb} \oplus$ carry
$\mathrm{S} 1=\mathrm{ina} \cdot \mathrm{inb}+\mathrm{ina} \cdot$ carry $+\mathrm{inb} \cdot$ carry

## 5. 4-Bit Multiplier Design

Multiplying binary numbers with digital networks works in the same way like conventional multiplication via shifting and addition.
The following example shows multiplying
$(13)_{10} \cdot(11)_{10}=(143)_{10} \rightarrow(1101)_{2} \cdot(1011)_{2}=(10001111)_{2}$

| 1101 | x | 1011 |
| :---: | :---: | :---: |
|  |  | 1101 |
| + | 1101 |  |
| + | 0000 |  |
| + | 1101 |  |
| carry : |  |  |
| + | 1111 |  |

10001111
The following table shows the function of a 4-bit multiplier:

| $\mathbf{X}_{\mathbf{3}} \mathbf{X}_{\mathbf{2}} \mathbf{X}_{1} \mathbf{X}_{\mathbf{0}} \mathbf{X} \mathbf{Y}_{\mathbf{3}} \mathbf{Y}_{\mathbf{2}} \mathbf{Y}_{\mathbf{1}} \mathbf{Y}_{\mathbf{0}}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{X}_{3} \mathrm{Y}_{3}$ | $\mathrm{X}_{2} \mathrm{Y}_{3}$ | $\mathrm{X}_{1} \mathrm{Y}_{3}$ | $\mathrm{X}_{0} \mathrm{Y}_{3}$ |  |  |  |
|  |  | $\mathrm{X}_{3} \mathrm{Y}_{2}$ | $\mathrm{X}_{2} \mathrm{Y}_{2}$ | $\mathrm{X}_{1} \mathrm{Y}_{2}$ | $\mathrm{X}_{0} \mathrm{Y}_{2}$ |  |  |
|  |  |  | $\mathrm{X}_{3} \mathrm{Y}_{1}$ | $\mathrm{X}_{2} \mathrm{Y}_{1}$ | $\mathrm{X}_{1} \mathrm{Y}_{1}$ | $\mathrm{X}_{0} \mathrm{Y}_{1}$ |  |
|  |  |  |  | $\mathrm{X}_{3} \mathrm{Y}_{0}$ | $\mathrm{X}_{2} \mathrm{Y}_{0}$ | $\mathrm{X}_{1} \mathrm{Y}_{0}$ | $\mathrm{X}_{0} \mathrm{Y}_{0}$ |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  | carry10 | carry8 | carry4 | carry2 | carry1 |  |  |
|  | carry11 | carry9 | carry5 | carry 3 | sum2 |  |  |
|  |  | sum10 | carry6 |  |  |  |  |
|  |  |  | sum7 | sum4 |  |  |  |
|  |  |  | sum8 | sum5 |  |  |  |
|  |  |  |  |  |  |  |  |
| $\begin{array}{\|l} \hline \text { carry12= } \\ \mathbf{S}_{7} \\ \hline \end{array}$ | $\begin{array}{\|l} \hline \text { sum12= } \\ \mathbf{S}_{6} \\ \hline \end{array}$ | $\begin{array}{\|l} \hline \text { sum11 }= \\ \mathrm{S}_{5} \\ \hline \end{array}$ | $\begin{aligned} & \hline \text { sum9= } \\ & \mathbf{S}_{4} \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \hline \text { sum6= } \\ \mathbf{S}_{3} \end{array}$ | $\begin{aligned} & \left\lvert\, \begin{array}{l} \text { sum3 }= \\ \mathbf{S}_{2} \end{array}\right. \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { sum1= } \\ & \mathbf{S}_{1} \\ & \hline \end{aligned}$ | $\mathrm{S}_{0}$ |

The borders which contain 2 additions are realised by means of a half-adder (4 at all) and the borders, which contain 3 additions are realised via full-adders ( 8 at all).
For multiplying two 4 -bit binary digits 12 adders are needed.
The realisation of the multiplier using Mentor Graphics is shown on the following pages.
The simulation shows the following multiplication:
a) $0000 \times 0000=00000000 \quad(0 \times 0=0) \quad \mathrm{OK}$
b) $1111 \times 1111=11100001 \quad(15 \times 15=225)$
c) $0000 \times 1111=00000000 \quad(0 \times 15=0) \mathrm{OK}$
d) $0101 \times 0101=00011001 \quad(5 \times 5=25)$ OK
e) $0011 \times 0011=00001001 \quad(3 \times 3=9)$ OK

There are also Printouts of the half- and the full-adder using Mentor Graphics.

